Phase 1: Feasibility study - porting Micropython to RISC V SoC running on Arty A7 35T FPGA board with support for makecode editor.

Cerrado Publicado hace 2 años Pagado a la entrega
Cerrado Pagado a la entrega

Hi,

I need some help with an initial detailed feasibility study on how to Port Micropython onto an open-source RISC V SoC ( i will send you the exact CPU implementation at a later stage) running on Arty A7 35T FPGA board and how much work is involved with a detailed task list and an estimated timescale.

The projects end goal is to build RISC V porting with all the GPIO & peripherals working in Micropython and the implementation should be compatible with Micropython makecode editor( [login to view URL]).

The final objective of this project is to create an open-source Micropython RISC V board with all the required IO functions and support for the makecode editor using USB port.

A similar RISC V Micropython porting like in these repos creaeted by Miodrag Milanović in GitHub.

[login to view URL]

[login to view URL]

[login to view URL]

Some additional info:

[login to view URL]

[login to view URL]

Regards,

Prathap

Software integrado Diseño de circuitos Python Microcontrolador Programación en C++

Nº del proyecto: #30903536

Sobre el proyecto

2 propuestas Proyecto remoto Activo hace 2 años

2 freelancers están ofertando un promedio de £110 por este trabajo

KolaPeters

Note: I will build a RISC V porting with all the GPIO & peripherals that is working in Micropython and the implementation wouldbe compatible with Micropython makecode. Thanks for your job posting. As an electrical eng Más

£200 GBP en 5 días
(14 comentarios)
4.9
Shone15Paul

AN EXPERT IN ABOVE NAMED SKILLS, DEAR CLIENT, After KEENLY and PROFESSIONALLY reading your description and being able to comprehend CLEARLY with Mentioned REQUIRED SKILLS, and possessing the aforementioned QUALIFICATIO Más

£20 GBP en 1 día
(3 comentarios)
0.0